In this work we show how to enhance the 45nm node SRAM functionality by designing proper device process architecture to improve both spatial variability (matching) and time-dependant variability (NBTI). We show how to optimize SRAM transistors devices design point to anticipate NBTI effects in a 10 years range.
Introduction
From the 45nm node, the 6T-SRAM bit-cell size starts to deviate from the historical trend ( fig. 1 ) due to the difficulty of scaling the transistor matching properly. In fact, the increase of channel doping needed to control bulk devices short channel effects (SCE) and the limitation of gate oxide thickness (Tox) required to control the gate leakage limits the reduction of the matching factor, Avt defined by σvt=Avt/√(WL). As a consequence, to limit the σvt increase, reliable consumer electronics products are designed using W and L of SRAM transistors that do not scale as expected. In order to improve Avt , several solutions are possible: using a high-K dielectric to reduce TINV [1] , or an un-doped channel combined with fully-depleted thinfilm devices [2], or specific design solutions such as write-assisted SRAM cells. All these solutions are unfortunately barely compatible with a 45nm Bulk, low cost and low power platform. Besides the reduction of spatial variability sources, another issue is to guaranty the lifetime of products by reducing the impact of temporal sources of variability, such as NBTI effect, on memory stability. Therefore, in this study we focus on solutions to improve SRAM stability by optimizing transistor process with solutions fully compatible with a 45nm logic baseline, and we discuss also how to optimize the device process architecture and design to anticipate any possible temporal variability occurring during a product lifetime.
45nm Device and SRAM Structure
The device baseline structure is using the 45nm logic process flow described in [3] . Only 2 specific masks for junction and pocket implantations are used for Low-Leakage SRAM bit-cells characterized in this work. 0.299µm² and 0.249µm² 6T-SRAM bit-cell layouts are shown in Fig. 2 . Fig. 3 shows a SEM top-view of the 0.299µm² bit-cell. Fig 4 shows typical butterfly curves for various Vdd. Our platform features a mono-supply and in order to guaranty the good functionality of SRAM circuit, the bit-cell must be stable (i.e. read and write operation are maintained) down to a low voltage power supply Vdd=Vmin. Thus, the process must be optimized accordingly.
Process Architecture for Transistor Matching Improvement
It is known that improving transistor's Avt allows a reduction of the Vmin value [4] and we focus here on NMOS because of the matching of Pass-Gates (PG) is the most critical. In order to reduce the σVt fluctuations without degrading MOS performances, we optimized the efficiency of pocket implant by using co-implant scheme with several species in addition to Boron. Indium diffuses much less than Boron, and in the same time induces Boron retardation diffusion. . 9 ), leading to a more efficient active body-bias (ABB) which is extensively used for power management in recent technologies [5] . In addition to Indium, other co-implanted species as C or N are well known to strongly reduce Boron diffusion, and improve Indium activation. One can be used to reduce local fluctuations as clearly evidenced in fig. 10 where we show that the voltage functionality range is well enhanced. Finally, it is worth noticing that leakage of SRAM is slightly increased with co-implanted halos, which leads to a trade-off between leakage and Vmin.
SRAM Vmin improvement by transistor design
In addition to the reduction of Vmin by process optimization, the average Vmin value varies strongly with n/p ratio. Indeed, stability (SNM) and writability (WM) of SRAM bit-cells depend on the nMOS and pMOS Vt. On one hand, a high SNM ensuring no read issue is obtained with high nMOS Vt and low pMOS Vt (namely "low n/p ratio" or SF). On the other hand, good writability is obtained if WM is high, with low Vt NMOS and high Vt PMOS (namely "high n/p ratio" or FS). In fig.11 , we show that Vmin is degraded for high n/p ratios because bit-cell suffers from read fails (FS corner). For low n/p ratios, bit-cells suffer from write fails (SF corner). If an optimum n/p ratio is maintained, the best Vmin is obtained whatever n and pMOS Vt. Note that for lower Vt, the Vmin will be further improved thanks to the lower Nch, but at the expense of global leakage.
Device Design for Temporal Variability Improvement
We study here the impact of time dependant variation of the SRAM stability induced by NBTI degradation and the optimum transistor design necessary to overcome this problem. Vmin drift after high temperature operating lifetime (HTOL) becomes a major issue to achieve reliable products. As shown in fig.12 , HTOL ageing degrades both the average Vmin value and spread of the distribution. The Vmin degradation is due to the pMOS Vt shift, and the spread degradation σ∆Vt is a function of transistor size σ∆Vt=A∆Vt_NBTI/√(WxL) [6] . The average drift after HTOL stress indicates that the bitcells are read-limited [7] . The "fresh" -SNM (before stress) needs to be increased by using a lower PVt in the bitcells (NVt being optimized for Iread/Isb trade-off). n/p ratio and Vmin are affected as shown in fig.13 & 14 . Therefore, a trade-off for the choice of PVt is needed between the control of Vmin at t=0h and the Vmin after HTOL where the PVt is increased by the NBTI. We show finally in fig.15 that to assess NBTI risk in SRAM and to fulfill customer requirements, the process impact on lifetime at 10 FIT (Failure-In-Time, 1 FIT=1 product fail for 10 9 device.hour) must couple fast PMOS and aggressive matching numbers.
Conclusion
We have shown how the process architecture using heavy ions and cocktail implants can improve SRAM transistor matching. We evidenced how the shift of the optimum n/p ratio design that is shifting under NBTI stress can be anticipated. Thanks to these optimizations, the product reliability can be greatly improved and reach lifetime target at 10 FIT. 
